Prepare and test your skills
Prepare and test your skills
Concept
Topic in 1 exam domain
Also called: matrix-multiply units, MXU, MXUs
A hardware component within a TensorCore that uses a systolic array architecture to execute multiply-accumulate operations per cycle without constant memory access.
1 objective in 1 of 6 domains
Last updated